PhD proposal - Hardened and efficient FPGA coprocessor for software/hardware DIFC

Title: Hardened and efficient FPGA coprocessor for software/hardware DIFC.
Funding: HardBlare project funded by Labex CominLabs.
Period: From October 2015 to September 2018 (36 months).
Location: Rennes (Brittany, France) in CentraleSupélec SCEE research team. Maybe some travels to Lab-STICC team in Lorient (Brittany, France).
Advisors: Dr. Pascal Cotret, Dr. Guillaume Hiet (Rennes) and Pr. Guy Gogniat (Lorient).
Keywords: Hardware/software co-design, security, information flow control, heterogeneous platforms, partial reconfiguration, multiprocessor architectures, hardware countermeasures.
Collaboration: This PhD is part of the HardBlare project, a multidisciplinary project between Centrale-Supélec IETR SCEE research team, CentraleSupélec Inria CIDRE research team and UBS Lab-STICC laboratory. Lab sites:

Context and motivations
The general context of the HardBlare project is to address Dynamic Information Flow Control that generally consists in attaching marks to denote the type of information that is saved or generated within the system. These marks are then propagated when the system evolves and information flow control is performed in order to guarantee a safe execution and storage within the system. Existing solutions imply a large overhead induced by the monitoring process. Some attempts rely on a hardware-software approach where DIFC operations are delegated to a coprocessor. Nevertheless, such approaches are based on modified processors. Beyond the fact hardware-assisted DIFC is hardly adopted, existing works do not take care of coprocessor security and implementation and multicore/multiprocessor embedded systems.
We plan to implement DIFC mechanisms on boards including a non-modified ARM processor and a FPGA such as those based on the Xilinx Zynq family.
More details about the whole HardBlare project can be found at: [https://pascalcotret.files.wordpress.com/2015/02/hardblare_proposal.pdf](https://pascalcotret.files.wordpress.com/2015/02/hardblare_proposal.pdf)

PhD objectives

- **State of the art analysis.** The first objective is to analyze the previous relevant works and implementations about hardware-assisted DIFC solutions. A second objective is to study some works about software DIFC and clearly identify dependencies between hardware and software in existing solutions. The third objective is to study the Zynq (or equivalent) architecture in order to identify on-chip mechanisms that could be used to implement DIFC.
• **Application of dynamic reconfiguration on existing works.** We will study how dynamic reconfiguration, especially partial one, will improve the performance of hardware-assisted DIFC as presented in existing works.

• **First demonstrator.** At this stage, the PhD student will collaborate with another PhD focused on software issues in the HardBlare project. The main goal is to build a prototype where the DIFC hardware/software system will rely on a non-modified general purpose processor. Once this demonstrator will be implemented, its efficiency will be compared with existing solutions.

• **Hardware security.** In this task, the PhD student will study how to protect both the link between the main processor and the coprocessor but also with the memory in terms of integrity. Based on results given by the first demonstrator, it may imply the use of dynamic configuration to improve throughput for instance.

• **Multicore/multiprocessor approach.** Then, the PhD will investigate the extension to an efficient multicore/multiprocessor DIFC system. In this project, efficiency means throughput, power consumption, silicon and memory footprint. Based on PhD progress, we will study tasks such as synchronization mechanisms, compression techniques, on-the-fly DIFC policies management and so on.

## Requirements

- Hardware design, implementation on FPGAs.
- Knowledge on embedded systems, computer architectures, operating systems (C/C++, GNU/Linux environment).
- Basic knowledge on security/cryptography.

## Application

**Application deadline: June 15th, 2015.**

The applicant must hold a Master degree in digital electronics, computer science or a related field. Please provide the following documents as a single ZIP archive to all three contacts found below:

- Curriculum of the applicant.
- Detailed motivation letter with skills corresponding to the PhD thesis.
- If possible : grades and rankings of previous degrees, recommandation letter(s) from previous advisor(s) (with their complete name and coordinates as they may be contacted).

## Contacts

Pascal Cotret  
CentraleSupélec, Rennes campus  
[pascal.cotret@centralesupelec.fr](mailto:pascal.cotret@centralesupelec.fr)

Guillaume Hiet  
CentraleSupélec, Rennes campus  
[guillaume.hiet@centralesupelec.fr](mailto:guillaume.hiet@centralesupelec.fr)

Guy Gogniat  
Lab-STICC, University of South Brittany, Lorient campus  
[guy.gogniat@univ-ubs.fr](mailto:guy.gogniat@univ-ubs.fr)
References


